Datasheet4U Logo Datasheet4U.com

SY100E336 - 3-BIT REGISTERED BUS TRANSCEIVER

Description

The SY10/100E336 offer three bus transceivers with both transmit and receive registers and are designed for use in new, high-performance ECL systems.

The bus outputs (BUS0 - BUS2) are designed to drive a 25Ω bus.

Q2) are specified for 50Ω.

Features

  • s 25Ω cutoff bus output s Extended 100E VEE range of.
  • 4.2V to.
  • 5.5V s 50Ω receiver output s Transmit and receive registers s 1500ps max. clock to bus s 1000ps max. clock to Q s Internal edge slow-down capacitors on bus outputs s Additional package ground pins s Fully compatible with industry standard 10KH, 100K ECL levels s Internal 75KΩ input pulldown resistors s Fully compatible with Motorola MC10E/100E336 s Available in 28-pin PLCC package BLOCK.

📥 Download Datasheet

Datasheet Details

Part number SY100E336
Manufacturer Micrel Semiconductor
File Size 61.63 KB
Description 3-BIT REGISTERED BUS TRANSCEIVER
Datasheet download datasheet SY100E336 Datasheet

Full PDF Text Transcription

Click to expand full text
Micrel, Inc. 3-BIT REGISTERED BUS TRANSCEIVER SY10E336 SY1S0YE10303E6336 SY100E336 FEATURES s 25Ω cutoff bus output s Extended 100E VEE range of –4.2V to –5.5V s 50Ω receiver output s Transmit and receive registers s 1500ps max. clock to bus s 1000ps max. clock to Q s Internal edge slow-down capacitors on bus outputs s Additional package ground pins s Fully compatible with industry standard 10KH, 100K ECL levels s Internal 75KΩ input pulldown resistors s Fully compatible with Motorola MC10E/100E336 s Available in 28-pin PLCC package BLOCK DIAGRAM DESCRIPTION The SY10/100E336 offer three bus transceivers with both transmit and receive registers and are designed for use in new, high-performance ECL systems. The bus outputs (BUS0 - BUS2) are designed to drive a 25Ω bus.
Published: |