Datasheet4U Logo Datasheet4U.com

SY100E101 - QUAD 4-INPUT OR/NOR GATE

Description

The SY10/100E101 are quad 4-input OR/NOR gates designed for use in new, high-performance ECL systems.

Features

  • s 500ps max. propagation delay s Extended 100E VEE range of.
  • 4.2V to.
  • 5.5V s True and complementary outputs s Fully compatible with industry standard 10KH, 100K I/O levels s Internal 75KΩ input pulldown resistors s Fully compatible with Motorola MC10E/100E101 s Available in 28-pin PLCC package.

📥 Download Datasheet

Datasheet preview – SY100E101

Datasheet Details

Part number SY100E101
Manufacturer Micrel Semiconductor
File Size 59.96 KB
Description QUAD 4-INPUT OR/NOR GATE
Datasheet download datasheet SY100E101 Datasheet
Additional preview pages of the SY100E101 datasheet.

📁 Similar Datasheet

  • SY100EL11V - 5V/3.3V ECL 1:2 Differential Fanout Buffe (Microchip)
  • SY100EL16S - 5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER (Synergy)
  • SY100EL16V - 5V/3.3V ECL Differential Receiver (Microchip)
  • SY100EL16VS - 3.3V/5V Variable Output Swing Differential Receiver (Microchip)
  • SY100EL29V - 5V/3.3V Dual Differential Data and Clock D Flip-Flop (Microchip)
  • SY100EL33L - 3.3V ECL/4 Divider (Microchip)
  • SY100EL52 - 5V ECL Differential Data and Clock D Flip-Flop (Microchip)
  • SY100EL56V - 5V/3.3V Dual Differential 2:1 Multiplexer (Microchip)
  • SY100ELT21L - 3.3V Differential LVPECL-to-LVTTL Translator (Microchip)
  • SY100ELT22 - Dual TTL-to-Differential PECL Translator (Microchip)
Other Datasheets by Micrel Semiconductor

Full PDF Text Transcription

Click to expand full text
Micrel, Inc. QUAD 4-INPUT OR/NOR GATE SY10E101 SY1S0YE10100E1101 SY100E101 FEATURES s 500ps max. propagation delay s Extended 100E VEE range of –4.2V to –5.5V s True and complementary outputs s Fully compatible with industry standard 10KH, 100K I/O levels s Internal 75KΩ input pulldown resistors s Fully compatible with Motorola MC10E/100E101 s Available in 28-pin PLCC package DESCRIPTION The SY10/100E101 are quad 4-input OR/NOR gates designed for use in new, high-performance ECL systems. The E101 features both true and complementary outputs. BLOCK DIAGRAM PIN NAMES Pin Dna, Dnb, Dnc, Dnd Q0-Q3 Q0-Q3 VCCO Function Data Inputs True Outputs Inverting Outputs VCC to Output M9999-032006 hbwhelp@micrel.com or (408) 955-1690 1 Rev.: G Amendment: /0 Issue Date: March 2006 Micrel, Inc.
Published: |