Datasheet4U Logo Datasheet4U.com

HCTS00MS - Radiation Hardened Quad 2-Input NAND Gate

Description

The Intersil HCTS00MS is a Radiation Hardened Quad 2-Input NAND Gate.

A high on both inputs forces the output to a Low state.

The HCTS00MS utilizes advanced CMOS/SOS technology to achieve high-speed operation.

Features

  • 3 Micron Radiation Hardened SOS CMOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ).
  • Dose Rate Survivability: >1 x 1012 RAD (Si)/s.
  • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse.
  • Cosmic Ray Upset Immunity < 2 x 10-9 Errors/Gate Day (Typ).
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55oC to +125oC.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HCTS164MS 8-Bit Serial-In/Parallel-Out Shift Register Intersil
HCTS191MS Synchronous 4-Bit Up/Down Counter Intersil
HCTS20MS Radiation Hardened Dual 4-Input NAND Gate Intersil
HCTSM80101AAL High Clearance and Creepage Distance Transformers BOURNS
HCTSM80102AAL High Clearance and Creepage Distance Transformers BOURNS

Other Datasheets by Intersil (Renesas)

Part Number Description
HCTS02MS Radiation Hardened Quad 2-Input NOR Gate
HCTS04MS Radiation Hardened Hex Inverter
HCTS08MS Radiation Hardened Quad 2-Input AND Gate
HCTS109MS Radiation Hardened Dual JK Flip Flop
HCTS109T Radiation Hardened Dual JK Flip Flop

Full PDF Text Transcription

Click to expand full text
HCTS00MS August 1995 Radiation Hardened Quad 2-Input NAND Gate Pinouts 14 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T14 TOP VIEW A1 1 B1 2 Y1 3 A2 4 B2 5 Y2 6 GND 7 14 VCC 13 B4 12 A4 11 Y4 10 B3 9 A3 8 Y3 Features • 3 Micron Radiation Hardened SOS CMOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ) • Dose Rate Survivability: >1 x 1012 RAD (Si)/s • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse • Cosmic Ray Upset Immunity < 2 x 10-9 Errors/Gate Day (Typ) • Latch-Up Free Under Any Conditions • Military Temperature Range: -55oC to +125oC • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.5V • LSTTL Input Compatibility - VIL = 0.
Published: |