Datasheet4U Logo Datasheet4U.com

HCTS109T - Radiation Hardened Dual JK Flip Flop

Description

only.

Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice.

Accordingly, the reader is cautioned to verify that data sheets are current before placing orders.

Features

  • QML Class T, Per MIL-PRF-38535.
  • Radiation Performance - Gamma Dose (γ) 1 x 105 RAD(Si) - Latch-Up Free Under Any Conditions - SEP Effective LET No Upsets: >100 MEV-cm2/mg - Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ).
  • 3 Micron Radiation Hardened SOS CMOS.
  • Significant Power Reduction Compared to LSTTL ICs.
  • DC Operating Voltage Range: 4.5V to 5.5V.
  • LSTTL Input Logic Compatibility - VIL = 0.8V Max - VIH = VCC/2 Min.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HCTS164MS 8-Bit Serial-In/Parallel-Out Shift Register Intersil
HCTS191MS Synchronous 4-Bit Up/Down Counter Intersil
HCTS20MS Radiation Hardened Dual 4-Input NAND Gate Intersil
HCTSM80101AAL High Clearance and Creepage Distance Transformers BOURNS
HCTSM80102AAL High Clearance and Creepage Distance Transformers BOURNS

Other Datasheets by Intersil (Renesas)

Part Number Description
HCTS109MS Radiation Hardened Dual JK Flip Flop
HCTS10MS Radiation Hardened Triple 3-Input NAND Gate
HCTS112MS Radiation Hardened Dual JK Flip-Flop
HCTS11MS Radiation Hardened Triple 3-Input AND Gate
HCTS132MS Radiation Hardened Quad 2-Input NAND Schmitt Trigger

Full PDF Text Transcription

Click to expand full text
HCTS109T Data Sheet July 1999 File Number 4624.1 Radiation Hardened Dual JK Flip Flop Intersil’s Satellite Applications FlowTM (SAF) devices are fully tested and guaranteed to 100kRAD total dose. These QML Class T devices are processed to a standard flow intended to meet the cost and shorter lead-time needs of large volume satellite manufacturers, while maintaining a high level of reliability. The Intersil HCTS109T is a Radiation Hardened Dual JK Flip Flop with set and reset. The flip flop changes state with the positive transition of the clock (CP1 or CP2).
Published: |