Datasheet4U Logo Datasheet4U.com

QS532807 - GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER

General Description

The QS532807 clock driver/buffer circuit can be used for clock buffering schemes where low skew is a key parameter.

The QS532807 offers ten non-inverting outputs.

Key Features

  • JEDEC compatible LVTTL level 10 low skew clock outputs Clock input is 5V tolerant Pinout and function compatible with QS5807 25Ω on-chip resistors available for low noise Input hysteresis for better noise margin Guaranteed low skew:.
  • 0.35ns output skew (same bank).
  • 0.6ns output skew (different bank).
  • 0.75ns part-to-part skew Available in QSOP and SOIC packages QS532807.

📥 Download Datasheet

Datasheet Details

Part number QS532807
Manufacturer Integrated Device Technology
File Size 95.04 KB
Description GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER
Datasheet download datasheet QS532807 Datasheet

Other Datasheets by Integrated Device Technology

Part Number Description
QS532805 GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER
QS532805A GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER
QS532805B GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER
QS532806 Guaranteed Low Skew 3.3V CMOS Clock Driver/buffer
QS532806A Guaranteed Low Skew 3.3V CMOS Clock Driver/buffer
QS5917T LOW SKEW CMOS PLL CLOCK DRIVER
QS5919T LOW SKEW TTL PLL CLOCK DRIVER
QS5930T LOW SKEW CMOS PLL CLOCK DRIVER
QS5LV919133Q 3.3V LOW SKEW CMOS PLL CLOCK DRIVER
QS5LV919160J 3.3V LOW SKEW CMOS PLL CLOCK DRIVER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
QS532807 3.3V GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER INDUSTRIAL TEMPERATURE RANGE GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER FEATURES: − − − − − − − JEDEC compatible LVTTL level 10 low skew clock outputs Clock input is 5V tolerant Pinout and function compatible with QS5807 25Ω on-chip resistors available for low noise Input hysteresis for better noise margin Guaranteed low skew: • 0.35ns output skew (same bank) • 0.6ns output skew (different bank) • 0.75ns part-to-part skew Available in QSOP and SOIC packages QS532807 DESCRIPTION: The QS532807 clock driver/buffer circuit can be used for clock buffering schemes where low skew is a key parameter. The QS532807 offers ten non-inverting outputs.