Datasheet4U Logo Datasheet4U.com

QS5LV919160J - 3.3V LOW SKEW CMOS PLL CLOCK DRIVER

Description

QS5LV919 3.3V operation JEDEC compatible LVTTL level outputs Clock inputs are 5V tolerant < 300ps output skew, Q0 Q4 2xQ output, Q outputs, Q output, Q/2 outp

📥 Download Datasheet

Datasheet Details

Part number QS5LV919160J
Manufacturer Integrated Device Technology
File Size 98.35 KB
Description 3.3V LOW SKEW CMOS PLL CLOCK DRIVER
Datasheet download datasheet QS5LV919160J Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
QS5LV919 3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER INDUSTRIAL TEMPERATURE RANGE 3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER FEATURES: DESCRIPTION: QS5LV919 • • • • • • • • • • • • • 3.
Published: |