Datasheet4U Logo Datasheet4U.com

ICS9147-03 - Frequency Generator & Integrated Buffers

Description

The ICS9147-03 generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro, AMD or Cyrix processors.

Four bidirectional I/O pins (FS0, FS1, FS2, BSEL) are latched at power-on to the functionality table.

Features

  • Total of 15 CPU speed clocks: - Two copies of CPU clock with VDDL (2.5 to 3.3V) - Twelve (12) SDRAM (3.3v) plus one CPUH/AGP (3.3V) clocks Six copies of BUS clocks (synchronous with CPU clock/2 or asynchronous 32 MHz) 250ps output skew window for CPU andSDRAM clocks and 500ps window BUS clocks. CPU clocks to BUS clocks skew 1-4ns (CPU early) Two copies of Ref. clock @14.31818 MHz (One driven by VDDL as IOAPIC) One 48 MHz (3.3 V TTL) for USB support and single 24 MHz. Separate VDDL for.

📥 Download Datasheet

Datasheet Details

Part number ICS9147-03
Manufacturer Integrated Circuit Systems
File Size 365.49 KB
Description Frequency Generator & Integrated Buffers
Datasheet download datasheet ICS9147-03 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS9148-25 Pentium/Pro System and Cyrix Clock Chip ICST
ICS9112-26 Low Skew Output Buffer Renesas
ICS9112A-16 Low Skew Output Buffer Renesas
ICS91305 High Performance Communication Buffer Renesas
ICS91305I High Performance Communication Buffer Renesas

Other Datasheets by Integrated Circuit Systems

Part Number Description
ICS9147-01 Frequency Generator & Integrated Buffers
ICS9147-06 Frequency Generator & Integrated Buffers
ICS9147-09 Frequency Generator & Integrated Buffers
ICS9147-12 Pentium/ProTM System Clock Chip
ICS9147-14 Frequency Generator & Integrated Buffers

Full PDF Text Transcription

Click to expand full text
Integrated Circuit Systems, Inc. ICS9147-03 Frequency Generator & Integrated Buffers for 686 Series CPUs General Description The ICS9147-03 generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro, AMD or Cyrix processors. Four bidirectional I/O pins (FS0, FS1, FS2, BSEL) are latched at power-on to the functionality table. The Six BUS clocks can be selected as either synchronous at 1/2 CPU speed or asynchronous at 32MHz selected by BSEL latched input.The inputs provide for tristate and test mode conditions to aid in system level testing.These multiplying factors can be customized for specific applications. Glitch-free stop clock controls provided for SDRAM(5:8) and SDRAM (9:12) banks (STP2#, STP3#).
Published: |