Datasheet4U Logo Datasheet4U.com

ICS9147-01 - Frequency Generator & Integrated Buffers

Description

The ICS9147-01 generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro.

Two bidirectional I/O pins (FS1,FS2) are latched at power-on to the functionality table, with FS0 selectable in real-time to toggle between conditions.

Features

  • Four copies of CPU clock Six SDRAM (3.3 V TTL), usable as AGP clocks Seven copies of BUS clock (synchronous with CPU clock/2 or CPU/2.5 for 75 and 83.3 MHz CPU) CPU clocks to BUS clocks skew 1-4ns (CPU early) One IOAPIC clock @14.31818 MHz Two copies of Ref. clock @14.31818 MHz One each 48/ 24 MHz (3.3 V TTL) This device is configured into the Mobile mode fo.

📥 Download Datasheet

Datasheet Details

Part number ICS9147-01
Manufacturer Integrated Circuit Systems
File Size 442.95 KB
Description Frequency Generator & Integrated Buffers
Datasheet download datasheet ICS9147-01 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS9148-25 Pentium/Pro System and Cyrix Clock Chip ICST
ICS9112-26 Low Skew Output Buffer Renesas
ICS9112A-16 Low Skew Output Buffer Renesas
ICS91305 High Performance Communication Buffer Renesas
ICS91305I High Performance Communication Buffer Renesas

Other Datasheets by Integrated Circuit Systems

Part Number Description
ICS9147-03 Frequency Generator & Integrated Buffers
ICS9147-06 Frequency Generator & Integrated Buffers
ICS9147-09 Frequency Generator & Integrated Buffers
ICS9147-12 Pentium/ProTM System Clock Chip
ICS9147-14 Frequency Generator & Integrated Buffers

Full PDF Text Transcription

Click to expand full text
Integrated Circuit Systems, Inc. ICS9147-01 Frequency Generator & Integrated Buffers for PENTIUMTM General Description The ICS9147-01 generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro. Two bidirectional I/O pins (FS1,FS2) are latched at power-on to the functionality table, with FS0 selectable in real-time to toggle between conditions. The inputs provide for tristate and test mode conditions to aid in system level testing. These multiplying factors can be customized for specific applications. Glitch-free stop clockcontrols are provided for CPU clocks and BUS clocks. High drive BUS and SDRAM outputs typically provide greater than 1 V/ns slew rate into 30 pF loads.
Published: |