Datasheet4U Logo Datasheet4U.com

ICS8624 - 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER

Description

The ICS8624 is a high performance, 1-to-5 Differential-to-HSTL zero delay buffer and HiPerClockS™ a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS.

The ICS8624 has two selectable clock input pairs.

Features

  • Fully integrated PLL.
  • 5 differential HSTL outputs.
  • Selectable differential CLKx, nCLKx input pairs.
  • CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, HSTL, SSTL, HCSL.
  • Output frequency range: 31.25MHz to 700MHz.
  • Input frequency range: 31.25MHz to 700MHz.
  • VCO range: 250MHz to 700MHz.
  • External feedback for “zero delay” clock regeneration.
  • Cycle-to-cycle jitter: 25ps (maximum).

📥 Download Datasheet

Datasheet Details

Part number ICS8624
Manufacturer Integrated Circuit Systems
File Size 320.43 KB
Description 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER
Datasheet download datasheet ICS8624 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS810001-21 FEMTOCLOCKS-TM DUAL VCXO VIDEO PLL ICS
ICS81006 VCXO-TO-6 LVCMOS OUTPUTS ICS
ICS81006I VCXO-TO-LVCMOS OUTPUTS IDT
ICS81006I VCXO-TO-6 LVCMOS OUTPUTS ICS
ICS810251I VCXO and Synchronous Ethernet Jitter Attenuator Integrated Device Technology

Other Datasheets by Integrated Circuit Systems

Part Number Description
ICS8602 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR
ICS8633-01 1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER
ICS86953I-147 1-TO-9 DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER
ICS82C404 Dual Programmable Graphics Frequency Generator
ICS8302 LOW SKEW 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER

Full PDF Text Transcription

Click to expand full text
Integrated Circuit Systems, Inc. ICS8624 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER FEATURES • Fully integrated PLL • 5 differential HSTL outputs • Selectable differential CLKx, nCLKx input pairs • CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, HSTL, SSTL, HCSL • Output frequency range: 31.25MHz to 700MHz • Input frequency range: 31.25MHz to 700MHz • VCO range: 250MHz to 700MHz • External feedback for “zero delay” clock regeneration • Cycle-to-cycle jitter: 25ps (maximum) • Output skew: 25ps (maximum) • Static phase offset: ±100ps • 3.3V core, 1.
Published: |