Datasheet4U Logo Datasheet4U.com

ICS8602 - DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

Description

The ICS8602 is a high performance, low skew, ,&6 1-to-9 Differential-to-LVCMOS/LVTTL Zero DeHiPerClockS™ lay Buffer and a member of the HiPerClockS™ family of High Performance Clocks Solutions from ICS.

The CLK, nCLK pair can accept most standard differential input levels.

Features

  • Fully integrated PLL.
  • 9 LVCMOS/LVTTL outputs, 7Ω typical output impedance.
  • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL.
  • Output frequency range: 15.625MHz to 250MHz.
  • Input frequency range: 15.625MHz to 250MHz.
  • VCO range: 250MHz to 500MHz.
  • External feedback for “zero delay” clock regeneration with configurable frequencies.
  • Cycle-to-cycle jitter: 36ps (typical).

📥 Download Datasheet

Datasheet Details

Part number ICS8602
Manufacturer Integrated Circuit Systems
File Size 143.02 KB
Description DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR
Datasheet download datasheet ICS8602 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS810001-21 FEMTOCLOCKS-TM DUAL VCXO VIDEO PLL ICS
ICS81006 VCXO-TO-6 LVCMOS OUTPUTS ICS
ICS81006I VCXO-TO-LVCMOS OUTPUTS IDT
ICS81006I VCXO-TO-6 LVCMOS OUTPUTS ICS
ICS810251I VCXO and Synchronous Ethernet Jitter Attenuator Integrated Device Technology

Other Datasheets by Integrated Circuit Systems

Part Number Description
ICS8624 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER
ICS8633-01 1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER
ICS86953I-147 1-TO-9 DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER
ICS82C404 Dual Programmable Graphics Frequency Generator
ICS8302 LOW SKEW 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER

Full PDF Text Transcription

Click to expand full text
PRELIMINARY Integrated Circuit Systems, Inc. ICS8602 ZERO DELAY, DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR FEATURES • Fully integrated PLL • 9 LVCMOS/LVTTL outputs, 7Ω typical output impedance • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL • Output frequency range: 15.625MHz to 250MHz • Input frequency range: 15.625MHz to 250MHz • VCO range: 250MHz to 500MHz • External feedback for “zero delay” clock regeneration with configurable frequencies • Cycle-to-cycle jitter: 36ps (typical) • Output skew: 125ps (maximum) • Static Phase Offset: TBD±100ps (typical) • 3.
Published: |