Datasheet4U Logo Datasheet4U.com

9DBL0741 - 7-Output 3.3V PCIe Fanout Buffer

Description

The 9DBL07x1 devices are 3.3V members of IDT's Full-Featured PCIe clock family.

4 Common Clocked (CC) and PCIe Separate Reference Independent Spread (SRIS) systems.

Features

  • 7.
  • 1-200 MHz Low-Power (LP) HCSL DIF pairs.
  • 9DBL0741 default Zout = 100Ω.
  • 9DBL0751 default Zout = 85Ω.
  • 9DBL07P1 factory programmable defaults.
  • Easy AC-coupling to other logic families, see IDT.

📥 Download Datasheet

Datasheet Details

Part number 9DBL0741
Manufacturer IDT
File Size 283.07 KB
Description 7-Output 3.3V PCIe Fanout Buffer
Datasheet download datasheet 9DBL0741 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
9DBL0242 Zero-Delay/Fanout Buffer Renesas
9DBL0242C 2 to 8-Output 3.3V PCIe Zero-Delay/Fanout Buffers Renesas
9DBL0252 Zero-Delay/Fanout Buffer Renesas
9DBL0252C 2 to 8-Output 3.3V PCIe Zero-Delay/Fanout Buffers Renesas
9DBL0255 2 and 4-Output 3.3V PCIe Gen1-5 Clock Fanout Buffers Renesas

Other Datasheets by IDT

Part Number Description
9DBL0751 7-Output 3.3V PCIe Fanout Buffer
9DBL07P1 7-Output 3.3V PCIe Fanout Buffer
9DBL02 2-output 3.3V PCIe Zero-Delay Buffer
9DBL0242 2-output 3.3V PCIe Zero-Delay Buffer
9DBL0243 2-Output 3.3V LP-HCSL Zero-Delay Buffer

Full PDF Text Transcription

Click to expand full text
7-Output 3.3V PCIe Fanout Buffer 9DBL07x1 Description The 9DBL07x1 devices are 3.3V members of IDT's Full-Featured PCIe clock family. The 9DBL07x1 devices support PCIe Gen1–4 Common Clocked (CC) and PCIe Separate Reference Independent Spread (SRIS) systems. They offer a choice of integrated output terminations providing direct connection to 85 or 100 transmission lines. The 9DBL07P1 can be factory programmed with a user-defined power up default SMBus configuration.
Published: |