Datasheet4U Logo Datasheet4U.com

HY5S2B6DLFP-SE - 4Banks x 2M x 16bits Synchronous DRAM

Download the HY5S2B6DLFP-SE datasheet PDF. This datasheet also covers the HY5S2B6DLF-BE variant, as both devices belong to the same 4banks x 2m x 16bits synchronous dram family and are provided as variant models within a single manufacturer datasheet.

Description

and is subject to change without notice.

Hynix Semiconductor does not assume any responsibility for use of circuits described.

No patent licenses are implied.

Features

  • Standard SDR Protocol Internal 4bank operation.
  • Voltage : VDD = 1.8V, VDDQ = 1.8V.
  • LVCMOS compatible I/O Interface.
  • Low Voltage interface to reduce I/O power.
  • Low Power Features - PASR(Partial Array Self Refresh) - Auto TCSR (Temperature Compensated Self Refresh) - DS (Drive Strength) - Deep Power Down Mode.
  • Programmable CAS latency of 1, 2 or 3 Pakage Type : 54Ball FBGA - HY5S2B6DLF : Lead - HY5S2B6DLFP : Lead Free.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (HY5S2B6DLF-BE_HynixSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
HY5-P Current Transducers HY 5 to 25-P LEM
HY50-P Current Transducer HY 50-P LEM
HY5002 1-chip composed of high-current totem pole HAWYANG
HY5012A N-Channel Enhancement Mode MOSFET HOOYI
HY5012W N-Channel Enhancement Mode MOSFET HOOYI

Other Datasheets by SK Hynix

Part Number Description
HY5S2B6DLFP-BE 4Banks x 2M x 16bits Synchronous DRAM
HY5S2B6DLF-BE 4Banks x 2M x 16bits Synchronous DRAM
HY5S2B6DLF-SE 4Banks x 2M x 16bits Synchronous DRAM
HY5S5B2BLF-6E 256M (8Mx32bit) Mobile SDRAM
HY5S5B2BLF-HE 256M (8Mx32bit) Mobile SDRAM

Full PDF Text Transcription

Click to expand full text
HY5S2B6DLF(P)-xE 4Banks x 2M x 16bits Synchronous DRAM Document Title 4Bank x 2M x 16bits Synchronous DRAM Revision History Revision No. 0.1 0.2 0.3 History Initial Draft Deleted Preliminary Changed Operation Voltage : 1.65(min) -> 1.70(min) Draft Date Dec. 2003 May. 2004 Feb. 2005 Remark Preliminary This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 0.3 / Feb. 2005 1 1HY5S2B6DLF(P)-xE 4Banks x 2M x 16bits Synchronous DRAM DESCRIPTION The Hynix Mobile SDR is suited for non-PC application which use the batteries such as PDAs, 2.5G and 3G cellular phones with internet access and multimedia capabilities, mini-notebook, handheld PCs.
Published: |