Datasheet4U Logo Datasheet4U.com

HY5RS573225F - 256 GDDR3 SDRAM

Description

and is subject to change without notice.

Hynix Electronics does not assume any responsibility for use of circuits described.

No patent licenses are implied.

Features

  • VDD=1.8V ± 0.1V, VDDQ=1.8V ± 0.1V Single ended READ Strobe (RDQS) per byte Single ended WRITE Strobe (WDQS) per byte Internal, pipelined double-data-rate (DDR) architecture; two data accesses per clock cycle Calibrated output drive Differential clock inputs (CK and CK#) Commands entered on each positive CK edge RDQS edge-aligned with data for READs; with WDQS center-aligned with data for WRITEs Four interna.

📥 Download Datasheet

Full PDF Text Transcription

Click to expand full text
HY5RS573225F www.DataSheet4U.com 256M (8Mx32) GDDR3 SDRAM HY5RS573225F This document is a general product description and is subject to change without notice. Hynix Electronics does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 0.4 / Apr. 2004 1 HY5RS573225F Revision History Revision No. 0.1 0.2 0.3 0.4 www.DataSheet4U.com History Defined target spec. Full Revision Defined IDD Spec. Insert AC parameter (-12/ -13/ -14/ -15) Draft Date Apr. 2003 Oct. 2003 Dec. 2003 Apr. 2004 Remark Rev. 0.4 / Apr. 2004 2 HY5RS573225F DESCRIPTION The Hynix HY5RS573225 is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. The Hynix HY5RS573225 is internally configured as a quad-bank DRAM.
Published: |