Datasheet4U Logo Datasheet4U.com

HD74LV164A - 8-bit Parallel-out Serial-in Shift Register

Download the HD74LV164A datasheet PDF (HD74LV164A8 included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for 8-bit parallel-out serial-in shift register.

Description

The HD74LV164A is 8-bit shift register has gated serial inputs and clear.

Each register bit is a D-type master/slave flip-flop.

Inputs A & B permit complete control over the incoming data.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (HD74LV164A8_HitachiSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

  • HD74LV161A - Synchronous 4-bit Binary Counter (Renesas)
  • HD74LV163A - Synchronous 4-bit Binary Counter (Renesas)
  • HD74LV166A - Parallel-Load 8-bit Shift Register (Renesas)
  • HD74LV10A - Triple 3-input Positive NAND Gates (Renesas)
  • HD74LV11A - Triple 3-input Positive AND Gates (Renesas)
  • HD74LV123A - Dual Retriggerable Monostable Multivibrators (Renesas)
  • HD74LV125A - Quad. Bus Buffer Gates (Renesas)
  • HD74LV126A - Quad. Bus Buffer Gates (Renesas)
  • HD74LV132A - Quad. 2-input NAND Schmitt-triggers (Renesas)
  • HD74LV138A - 3-to-8-line Decoder / Demultiplexer (Renesas)
Other Datasheets by Hitachi Semiconductor
  • HD74LV161A - Synchronous 4-bit Binary Counter (Direct Clear)
  • HD74LV163A - Synchronous 4-bit Binary Counter (Synchronous Clear)
  • HD74LV165A - Parallel-Load 8-bit Shift Register
  • HD74LV166A - Parallel-Load 8-bit Shift Register
  • HD74LV10A - Triple 3-input Positive NAND Gates
  • HD74LV11A - Triple 3-input Positive AND Gates
  • HD74LV123A - Dual Retriggerable Monostable Multivibrators
  • HD74LV125A - Quad. Bus Buffer Gates with 3-state Outputs

Full PDF Text Transcription

Click to expand full text
HD74LV164A 8-bit Parallel-out Serial-in Shift Register ADE-205-266 (Z) 1st Edition March 1999 Description The HD74LV164A is 8-bit shift register has gated serial inputs and clear. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A low at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high level on one input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup and hold time but only information meeting the setup and hold time requirements will be entered.
Published: |