Datasheet4U Logo Datasheet4U.com

DM74LS125A - Quad 3-STATE Buffer

General Description

This device contains four independent gates each of which performs a non-inverting buffer function.

The outputs have the 3-STATE feature.

📥 Download Datasheet

Full PDF Text Transcription for DM74LS125A (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for DM74LS125A. For precise diagrams, and layout, please refer to the original PDF.

DM74LS125A Quad 3-STATE Buffer August 1986 Revised March 2000 DM74LS125A Quad 3-STATE Buffer General Description This device contains four independent gates each of which...

View more extracted text
Description This device contains four independent gates each of which performs a non-inverting buffer function. The outputs have the 3-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the d

📁 Similar Datasheet

Brand Logo Part Number Description Manufacturer
National Semiconductor Logo DM74LS125A Quad TRI-STATE Buffers National Semiconductor

More Datasheets from Fairchild (now onsemi)

Part Number Description
DM74LS123 Dual Retriggerable One-Shot
DM74LS126A Quad 3-STATE Buffer
DM74LS10 Triple 3-Input NAND Gate
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop
DM74LS11 Triple 3-Input AND Gate
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
DM74LS132 Quad 2-Input NAND Gate
DM74LS136 Quad 2-Input Exclusive-OR Gate
DM74LS138 Decoder/Demultiplexer
DM74LS139 Decoder/Demultiplexer