Datasheet4U Logo Datasheet4U.com

CY7C1386C - (CY7C1386C / CY7C1387C) 18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM

Description

The CY7C1386C/CY7C1387C SRAM integrates 524,288 x 36 and 1048,576 x 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.

All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK).

Features

  • Supports bus operation up to 250 MHz.
  • Available speed grades are 250, 225, 200 and 167 MHz.
  • Registered inputs and outputs for pipelined operation.
  • Optimal for performance (Double-Cycle deselect).
  • Depth expansion without wait state.
  • 3.3V.
  • 5% and +10% core power supply (VDD).
  • 2.5V / 3.3V I/O operation.
  • Fast clock-to-output times.
  • 2.6 ns (for 250-MHz device).
  • 2.8 ns (for 225-MHz device).
  • 3.0.

📥 Download Datasheet

Datasheet Details

Part number CY7C1386C
Manufacturer Cypress (Infineon)
File Size 731.23 KB
Description (CY7C1386C / CY7C1387C) 18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM
Datasheet download datasheet CY7C1386C Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C1386S 18-Mbit (512 K x 36) Pipelined DCD Sync SRAM Cypress
CY7C1380S 18-Mbit (512 K x 36/1 M x 18) Pipelined SRAM Cypress
CY7C1381D 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM Cypress
CY7C1382S 18-Mbit (512 K x 36/1 M x 18) Pipelined SRAM Cypress
CY7C1383D 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C1386B (CY7C1386B / CY7C1387B) 512K x 36/1M x 18 Pipelined DCD SRAM
CY7C1386D 18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1386KV33 18-Mbit Pipelined DCD Sync SRAM
CY7C138 4K x 8/9 Dual-Port Static RAM
CY7C1380BV25 512K x 36 / 1 Mb x 18 Pipelined SRAM

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com CY7C1386C CY7C1387C 18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM Features • Supports bus operation up to 250 MHz • Available speed grades are 250, 225, 200 and 167 MHz • Registered inputs and outputs for pipelined operation • Optimal for performance (Double-Cycle deselect) • Depth expansion without wait state • 3.3V –5% and +10% core power supply (VDD) • 2.5V / 3.3V I/O operation • Fast clock-to-output times — 2.6 ns (for 250-MHz device) — 2.8 ns (for 225-MHz device) — 3.0 ns (for 200-MHz device) — 3.
Published: |