Datasheet4U Logo Datasheet4U.com

CY24272 - Rambus XDR Clock Generator

Description

For a complete list of related documentation, click here.

Features

  • Meets Rambus® Extended Data Rate (XDR™) clocking requirements.
  • 25 ps typical cycle-to-cycle jitter.
  • 135 dBc/Hz typical phase noise at 20 MHz offset.
  • 100 or 133 MHz differential clock input.
  • 300.
  • 667 MHz high speed clock support.
  • Quad (open drain) differential output drivers.
  • Supports frequency multipliers: 3, 4, 5, 6, 9/2 and 15/4.
  • Spread Aware™.
  • 2.5 V operation.
  • 28-pin TSSOP package Device Comparison CY24271 SDA hold time = 300.

📥 Download Datasheet

Datasheet preview – CY24272

Datasheet Details

Part number CY24272
Manufacturer Cypress (now Infineon)
File Size 764.95 KB
Description Rambus XDR Clock Generator
Datasheet download datasheet CY24272 Datasheet
Additional preview pages of the CY24272 datasheet.

📁 Similar Datasheet

  • CY24293 - Two Outputs PCI-Express Clock Generator (Cypress)
  • CY2412 - MPEG Clock Generator (Cypress)
  • CY24488 - Quad-PLL Clock Generator (Cypress)
  • CY24APS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
  • CY24APSMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)
  • CY24AS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
  • CY24ASMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)
  • CY20AAJ-8F - Nch IGBT for STROBE FLASHER (Powerex Power Semiconductors)
  • CY20AAJ-8H - N Channel IGBT (Renesas)
  • CY20APS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
Other Datasheets by Cypress Semiconductor
  • CY24271 - Clock Generator
  • CY24212 - MediaClock MPEG Clock Generator
  • CY24239 - Spread Spectrum Frequency Timing Generator
  • CY24292 - Four Outputs PCI-Express Clock Generator
  • CY2410 - MPEG Clock Generator
  • CY24119 - MediaClock 27-MHz VCXO Clock Generator
  • CY24130 - HOTLink II SMPTE Receiver Training Clock
  • CY24133 - MediaClock Digital TV Clock Generator

Full PDF Text Transcription

Click to expand full text
CY24272 Rambus® XDR™ Clock Generator with Zero SDA Hold Time Rambus® XDR™ Clock Generator with Zero SDA Hold Time Features ■ Meets Rambus® Extended Data Rate (XDR™) clocking requirements ■ 25 ps typical cycle-to-cycle jitter ❐ –135 dBc/Hz typical phase noise at 20 MHz offset ■ 100 or 133 MHz differential clock input ■ 300–667 MHz high speed clock support ■ Quad (open drain) differential output drivers ■ Supports frequency multipliers: 3, 4, 5, 6, 9/2 and 15/4 ■ Spread Aware™ ■ 2.
Published: |