Datasheet4U Logo Datasheet4U.com

CY24130 - HOTLink II SMPTE Receiver Training Clock

Features

  • Benefits.
  • Integrated phase-locked loop.
  • Low-jitter, high-accuracy outputs.
  • 3.3V operation.
  • Internal PLL with up to 400-MHz internal operation.
  • Meets critical timing requirements in complex system designs.
  • Enables.

📥 Download Datasheet

Datasheet preview – CY24130

Datasheet Details

Part number CY24130
Manufacturer Cypress (now Infineon)
File Size 159.80 KB
Description HOTLink II SMPTE Receiver Training Clock
Datasheet download datasheet CY24130 Datasheet
Additional preview pages of the CY24130 datasheet.
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
CY24130 HOTLink II™ SMPTE Receiver Training Clock Features Benefits ■ Integrated phase-locked loop ■ Low-jitter, high-accuracy outputs ■ 3.3V operation ■ Internal PLL with up to 400-MHz internal operation ■ Meets critical timing requirements in complex system designs ■ Enables application compatibility Table 1. Frequency table Part Number Outputs CY24130-1 2 CY24130-2 2 Input Frequency 27 MHz (Driven Reference) 27 MHz (Crystal Reference) Output Frequency Range 1 copy 27-MHz reference clock output 1 copy of 27-/36-/54-/148.5-/74.25-MHz (frequency selectable) 1 copy 27-MHz reference clock output 1 copy of 27-/36-/54-/148.5-/74.25-MHz (frequency selectable) Logic Block Diagram XIN XOUT OSC.
Published: |