Click to expand full text
CY24130
HOTLink II™ SMPTE Receiver Training Clock
Features
Benefits
■ Integrated phase-locked loop ■ Low-jitter, high-accuracy outputs ■ 3.3V operation
■ Internal PLL with up to 400-MHz internal operation
■ Meets critical timing requirements in complex system designs
■ Enables application compatibility
Table 1. Frequency table
Part Number Outputs
CY24130-1
2
CY24130-2
2
Input Frequency 27 MHz (Driven Reference)
27 MHz (Crystal Reference)
Output Frequency Range
1 copy 27-MHz reference clock output 1 copy of 27-/36-/54-/148.5-/74.25-MHz (frequency selectable)
1 copy 27-MHz reference clock output 1 copy of 27-/36-/54-/148.5-/74.25-MHz (frequency selectable)
Logic Block Diagram
XIN XOUT
OSC.