Datasheet4U Logo Datasheet4U.com

CY24271 - Clock Generator

Description

For a complete list of related documentation, click here.

198 Champion Court Document N

Features

  • Meets Rambus Extended Data Rate (XDR™) clocking requirements.
  • 25 ps typical cycle-to-cycle jitter.
  • 135 dBc/Hz typical phase noise at 20 MHz offset.
  • 100 or 133 MHz differential clock input.
  • 300.
  • 800 MHz high speed clock support.
  • Quad (open drain) differential output drivers.
  • Supports frequency multipliers: 3, 4, 5, 6, 8, 9/2, 15/2, and 15/4.
  • Spread Aware™.
  • 2.5 V operation.
  • 28-pin TSSOP package Functional.

📥 Download Datasheet

Datasheet preview – CY24271

📁 Similar Datasheet

  • CY24293 - Two Outputs PCI-Express Clock Generator (Cypress)
  • CY2412 - MPEG Clock Generator (Cypress)
  • CY24488 - Quad-PLL Clock Generator (Cypress)
  • CY24APS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
  • CY24APSMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)
  • CY24AS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
  • CY24ASMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)
  • CY20AAJ-8F - Nch IGBT for STROBE FLASHER (Powerex Power Semiconductors)
  • CY20AAJ-8H - N Channel IGBT (Renesas)
  • CY20APS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
Other Datasheets by Cypress Semiconductor
  • CY24272 - Rambus XDR Clock Generator
  • CY24212 - MediaClock MPEG Clock Generator
  • CY24239 - Spread Spectrum Frequency Timing Generator
  • CY24292 - Four Outputs PCI-Express Clock Generator
  • CY2410 - MPEG Clock Generator
  • CY24119 - MediaClock 27-MHz VCXO Clock Generator
  • CY24130 - HOTLink II SMPTE Receiver Training Clock
  • CY24133 - MediaClock Digital TV Clock Generator

Full PDF Text Transcription

Click to expand full text
CY24271 Rambus® XDR™ Clock Generator Rambus® XDR™ Clock Generator Features ■ Meets Rambus Extended Data Rate (XDR™) clocking requirements ■ 25 ps typical cycle-to-cycle jitter ❐ 135 dBc/Hz typical phase noise at 20 MHz offset ■ 100 or 133 MHz differential clock input ■ 300–800 MHz high speed clock support ■ Quad (open drain) differential output drivers ■ Supports frequency multipliers: 3, 4, 5, 6, 8, 9/2, 15/2, and 15/4 ■ Spread Aware™ ■ 2.5 V operation ■ 28-pin TSSOP package Functional Description For a complete list of related documentation, click here.
Published: |