Datasheet4U Logo Datasheet4U.com

SN74SSQEC32882 28-Bit to 56-Bit Registered Buffer

SN74SSQEC32882 Description

SN74SSQEC32882 www.ti.com SCAS920-PUB * NOVEMBER 2011 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Diff.
This 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity is designed for operation on DDR3 registered DIMMs with VDD of 1.

SN74SSQEC32882 Features

* 1
* JEDEC SSTE32882
* 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs Support Stacked DDR3 RDIMMs
* CKE Powerdown Mode for Optimized System Power Consumption
* 1.5V/1.35V/1.25V Phase Lock Loop Clock Driver for Buffering One Differential Clock Pair (CK and CK) an

SN74SSQEC32882 Applications

* DDR3 Registered DIMMs up to DDR3-1866
* DDR3L Registered DIMMs up to DDR3L-1600
* DDR3U Registered DIMMs up to DDR3U-1333

📥 Download Datasheet

Preview of SN74SSQEC32882 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • SN74S1051 - 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR (California Micro Devices)
  • SN74S1051R - 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR (California Micro Devices)
  • SN74S1051T - 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR (California Micro Devices)
  • SN74S350 - 4 Bit Shifter (AMD)
  • SN74S557 - (SN74S557 / SN74S558) 8x8 High Speed Schottky Multipliers (Monolithic Memories)
  • SN74S558 - (SN74S557 / SN74S558) 8x8 High Speed Schottky Multipliers (Monolithic Memories)
  • SN74S74N - Dual D-Type Flip-Flop (ETC)
  • SN74101 - AND-OR Gate (ETC)

📌 All Tags

28-Bit 56-Bit Registered Buffer Texas Instruments
Texas Instruments SN74SSQEC32882-like datasheet