Datasheet4U Logo Datasheet4U.com

SN74SSQE32882 28-BIT TO 56-BIT REGISTERED BUFFER

SN74SSQE32882 Description

SN74SSQE32882 www.ti.com SCAS857A * MARCH 2008 * REVISED OCTOBER 2008 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS PARITY TEST ON.
ORDERING INFORMATION This JEDEC SSTE32882-compliant, 28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity is designed for opera.

SN74SSQE32882 Features

* 1
* 2 JEDEC SSTE32882 Compliant
* 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs Support Stacked DDR3 DIMMs
* Chip Select Inputs Prevent Data Outputs from Changing State and Minimize System Power Consumption
* 1.5-V Phase Lock Loop Clock Driver Buffers One Diffe

SN74SSQE32882 Applications

* DDR3 Registered DIMMs up to DDR3-1333

📥 Download Datasheet

Preview of SN74SSQE32882 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • SN74S1051 - 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR (California Micro Devices)
  • SN74S1051R - 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR (California Micro Devices)
  • SN74S1051T - 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR (California Micro Devices)
  • SN74S350 - 4 Bit Shifter (AMD)
  • SN74S557 - (SN74S557 / SN74S558) 8x8 High Speed Schottky Multipliers (Monolithic Memories)
  • SN74S558 - (SN74S557 / SN74S558) 8x8 High Speed Schottky Multipliers (Monolithic Memories)
  • SN74S74N - Dual D-Type Flip-Flop (ETC)
  • SN74101 - AND-OR Gate (ETC)

📌 All Tags

28-BIT 56-BIT REGISTERED BUFFER Texas Instruments
Texas Instruments SN74SSQE32882-like datasheet