A3V64S40GTP - 64M Single Data Rate Synchronous DRAM

Zentel

Datasheet Details

Part number	A3V64S40GTP
Manufacturer	Zentel
File Size	0.95 MB
Description	64M Single Data Rate Synchronous DRAM
Datasheet	A3V64S40GTP-Zentel.pdf

A3V64S40GTP is organized as 4-bank x 1,048,576-word x 16-bit Synchronous DRAM with LVTTL interface.

- Single 3.3V ±0.3V power supply - Maximum clock frequency: -60:166MHz/-70:143MHz/-75:133MHz - Fully synchronous operation referenced to clock rising edge - 4-bank operation controlled by BA0, BA1 (Bank Address) - CAS latency- 2/3 (programmable) - Burst length- 1/2/4/8/FP (programmable) - Burst type- Sequential and interleave burst (programmable) - Byte Control- LDQM and UDQM (A3V64S40GTP) - Random column access - Auto precharge / All bank precharge controlled by A10 - Suppo.

📁 A3V64S40GTP Similar Datasheet

Other Datasheets by Zentel

Published: Sep 1, 2015 |