ZL30406 - SONET/SDH Clock Multiplier PLL

Zarlink

ZL30406 Datasheet Preview — Preview of ZL30406 PDF

Datasheet Details

Part number	ZL30406
Manufacturer	Zarlink
File Size	307.93 KB
Description	SONET/SDH Clock Multiplier PLL
Datasheet	ZL30406_Zarlink.pdf

ZL30406 Product details

Description

The ZL30406 is an analog phase-locked loop (APLL) designed to provide rate conversion and jitter attenuation for SDH (Synchronous Digital Hierarchy) and SONET (Synchronous Optical Network) networking equipment.

Features

Meets jitter requirements of Telcordia GR-253CORE for OC-48, OC-12, and OC-3 rates Meets jitter requirements of ITU-T G.813 for STM16, STM-4 and STM-1 rates Provides four LVPECL differential output clocks at 77.76 MHz Provides a CML differential clock programmable to 19.44 MHz, 38.88 MHz, 77.76 MHz and 155.52 MHz Provides a single-ended CMOS clock at 19.44 MHz Provides enable/disable control of output clocks Accepts a CMOS reference at 19.44 MHz 3.3 V supp.

📁 ZL30406 Similar Datasheet

ZL30402 - SONET/SDH Network Element PLL (Zarlink Semiconductor Inc)
ZL30407 - SONET/SDH Network Element PLL (Zarlink Semiconductor Inc)
ZL30409 - T1/E1 System Synchronizer with Stratum 3 Holdover (Zarlink Semiconductor Inc)
ZL30410 - Multi-service Line Card PLL (Zarlink Semiconductor)
ZL30414 - SONET/SDH Clock Multiplier PLL (Zarlink Semiconductor)
ZL30415 - SONET/SDH Clock Multiplier PLL (Zarlink Semiconductor)
ZL30416 - SONET/SDH Clock Multiplier PLL (Zarlink Semiconductor)
ZL30100 - T1/E1 System Synchronizer (Zarlink Semiconductor Inc)

Other Datasheets by Zarlink

ZL30106 - SONET/SDH/PDH Network Interface DPLL

Published: May 21, 2005 |