Datasheet4U Logo Datasheet4U.com

74VHC125 - QUAD BUS BUFFERS

Description

The 74VHC125 is an advanced high-speed CMOS QUAD BUS BUFFERS fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.

The device requires the 3-STATE control input G to be set high to place the output in to the high impedance state.

📥 Download Datasheet

📁 Similar Datasheet

  • 74VHC125 - Quad Buffer (Fairchild Semiconductor)
  • 74VHC125 - Quad buffer/line driver (NXP)
  • 74VHC125 - Quad buffer/line driver (nexperia)
  • 74VHC123A - Dual Retriggerable Monostable Multivibrator (Fairchild Semiconductor)
  • 74VHC126 - Quad buffer/line driver (NXP)
  • 74VHC126 - Quad buffer/line driver (nexperia)
  • 74VHC126-Q100 - Quad buffer/line driver (nexperia)
  • 74VHC112 - Dual J-K Flip-Flops (Fairchild Semiconductor)
  • 74VHC132 - Quad 2-Input NAND Schmitt Trigger (Fairchild Semiconductor)
  • 74VHC132 - Quad 2-Input NAND Schmitt Trigger (National Semiconductor)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
74VHC125 QUAD BUS BUFFERS (3-STATE) s HIGH SPEED: tPD = 3.8ns (TYP.) at VCC = 5V s LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C s HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) s POWER DOWN PROTECTION ON INPUTS s SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8mA (MIN) s BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL s OPERATING VOLTAGE RANGE: VCC(OPR) = 2V to 5.5V s PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 125 s IMPROVED LATCH-UP IMMUNITY s LOW NOISE: VOLP = 0.8V (MAX.) DESCRIPTION The 74VHC125 is an advanced high-speed CMOS QUAD BUS BUFFERS fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. The device requires the 3-STATE control input G to be set high to place the output in to the high impedance state.
Published: |