Datasheet4U Logo Datasheet4U.com

74VHC112 - Dual J-K Flip-Flops

General Description

The VHC112 is an advanced high speed CMOS device fabricated with silicon gate CMOS technology.

It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

Key Features

  • High speed: fMAX = 200MHz (Typ. ) at VCC = 5.0V.
  • Low power dissipation: ICC = 2µA (Max. ) at TA = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (Min. ).
  • Power down protection is provided on all inputs.
  • Pin and function compatible with 74HC112 General.

📥 Download Datasheet

More Datasheets from Fairchild (now onsemi)

Part Number Description
74VHC123A Dual Retriggerable Monostable Multivibrator
74VHC125 Quad Buffer
74VHC132 Quad 2-Input NAND Schmitt Trigger
74VHC138 3-to-8 Decoder/Demultiplexer
74VHC139 Dual 2-to-4 Decoder/Demultiplexer
74VHC14 Hex Schmitt Inverter
74VHC153 Dual 4-Input Multiplexer
74VHC153M Dual 4-Input Multiplexer
74VHC157 Quad 2-Input Multiplexer
74VHC161 4-Bit Binary Counter

Full PDF Text Transcription for 74VHC112 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for 74VHC112. For precise diagrams, tables, and layout, please refer to the original PDF.

74VHC112 Dual J-K Flip-Flops with Preset and Clear 74VHC112 Dual J-K Flip-Flops with Preset and Clear May 2007 tm Features ■ High speed: fMAX = 200MHz (Typ.) at VCC = 5.0...

View more extracted text
r May 2007 tm Features ■ High speed: fMAX = 200MHz (Typ.) at VCC = 5.0V ■ Low power dissipation: ICC = 2µA (Max.) at TA = 25°C ■ High noise immunity: VNIH = VNIL = 28% VCC (Min.) ■ Power down protection is provided on all inputs ■ Pin and function compatible with 74HC112 General Description The VHC112 is an advanced high speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state