NB4N11M - Multi Level Clock/Data Input to CML Receiver/Buffer/Translator

ON Semiconductor

NB4N11M Datasheet Preview — Preview of NB4N11M PDF

Datasheet Details

Part number	NB4N11M
Manufacturer	ON Semiconductor ↗
File Size	273.37 KB
Description	Multi Level Clock/Data Input to CML Receiver/Buffer/Translator
Datasheet	NB4N11M_ONSemiconductor.pdf

NB4N11M Product details

Description

The NB4N11M is a differential 1 to 2 clock/data distribution/translation chip with CML output structure, targeted for high speed clock/data applications.

Features

Maximum Input Clock Frequency > 2.5 GHz.
Maximum Input Data Rate > 2.5 Gb/s.
Typically 1 ps of RMS Clock Jitter.
Typically 10 ps of Data Dependent Jitter @ 2.5 Gb/s, RL = 25 W.
420 ps Typical Propagation Delay.
150 ps Typical Rise and Fall Times.
Operating Range: VCC = 3.0 V to 3.6 V with VEE = 0 V and VTT = 1.8 V to 3.6 V.
Functionally Compatible with Existing 2.5 V / 3.3 V LVEL, LVEP, EP, and SG Devices.
These De.

📁 NB4N11M Similar Datasheet

NB4148 - Small Signal Fast Switching Bridge (World Internation Limited)

Other Datasheets by ON Semiconductor

NB4N111K - Clock Fanout Buffer
NB4N1158 - Link Replicator
NB4N11S - 3.3V 1:2 AnyLevel Input to LVDS Fanout Buffer /Translator
NB4N121K - 3.3V Differential 1:21 Differential Fanout Clock Driver
NB4N316M - AnyLevel Receiver to CML Driver/Translator
NB4N441 - 3.3V Serial Input MultiProtocol PLL Clock Synthesizer

Published: Jan 12, 2007 |