Datasheet4U Logo Datasheet4U.com

74F112 - Dual J-K negative edge-triggered flip-flop

📥 Download Datasheet

Preview of 74F112 PDF
datasheet Preview Page 2 datasheet Preview Page 3

74F112 Product details

Description

The 74F112, Dual Negative Edge-Triggered JK-Type Flip-Flop, feature individual J, K, Clock (CPn), Set (SD) and Reset (RD) inputs, true (Qn) and complementary (Qn) outputs.

Features

📁 74F112 Similar Datasheet

  • 74F11 - Triple 3-Input AND Gate (National Semiconductor)
  • 74F114 - Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)
  • 74F1056 - 8-Bit Schottky Barrier Diode Array (Fairchild Semiconductor)
  • 74F1071 - 18-Bit Undershoot/Overshoot Clamp (Fairchild Semiconductor)
  • 74F109 - Dual JK Positive Edge-Triggered Flip-Flop (National Semiconductor)
  • 74F125 - Quad Buffer (Fairchild Semiconductor)
  • 74F132 - Quad 2-Input NAND Schmitt Trigger (National Semiconductor)
  • 74F138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS (Texas Instruments)
Other Datasheets by NXP
  • 74F113 - Dual J-K negative edge-triggered flip-flops
  • 74F10 - Triple 3-input NAND gate
  • 74F1240 - Octal inverter buffer
  • 74F1241 - Octal inverter buffer
  • 74F1244 - Octal buffer
  • 74F1245 - Octal transceiver
Published: |