MK2049-35 - 3.3 V Communications Clock PLL

Integrated Circuit Systems

Datasheet Details

Part number	MK2049-35
Manufacturer	Integrated Circuit Systems
File Size	125.68 KB
Description	3.3 V Communications Clock PLL
Datasheet	MK2049-35_IntegratedCircuitSystems.pdf

The MK2049-35 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies.

Packaged in 20 pin SOIC.
3.3 V ±5% operation.
Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E.
Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 MHz.
Locks to 8 kHz ±100 ppm (External mode).
Buffer Mode allows jitter attenuation of 10-50 MHz input and x1/x0.5 or x1/x2 outputs.
Exact internal ratios enable zero ppm err.

📁 MK2049-35 Similar Datasheet

Other Datasheets by Integrated Circuit Systems

Published: May 7, 2005 |