Datasheet4U Logo Datasheet4U.com

MK2049-01 - Communications Clock PLL

Description

The MK2049 is a Phase-Locked Loop (PLL) based clock synthesizer, which accepts an 8 kHz clock input as a reference and generates T1, E1, T3, E3, and OC3 frequencies.

The device can also accept a T1, E1, T3, or E3 input clock and provide the same output for loop timing.

Features

  • Packaged in 20 pin SOIC.
  • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E.
  • Accepts multiple inputs: 8 kHz backplane clock or Loop Timing frequencies.
  • Locks to 8 kHz ±100 ppm (External mode).
  • Exact internal ratios eliminate the need for external dividers.
  • Zero ppm synthesis error in all output clocks.
  • Output clock rates include.

📥 Download Datasheet

Datasheet Details

Part number MK2049-01
Manufacturer Integrated Circuit Systems
File Size 137.07 KB
Description Communications Clock PLL
Datasheet download datasheet MK2049-01 Datasheet

Full PDF Text Transcription

Click to expand full text
MK2049-01 Communications Clock PLL Description The MK2049 is a Phase-Locked Loop (PLL) based clock synthesizer, which accepts an 8 kHz clock input as a reference and generates T1, E1, T3, E3, and OC3 frequencies. The device can also accept a T1, E1, T3, or E3 input clock and provide the same output for loop timing. All outputs are frequency locked together and to the input. This allows for the generation of locked clocks to an 8 kHz backplane clock, simplifying clock distribution in communications systems. MicroClock can customize this device for many other different frequencies. Contact your MicroClock representative for more details. For a fixed input-output phase relationship, refer to the MK2049-02, -03, or -3x. The MK2049-3x are 3.3 V devices.
Published: |