GS8342Q36E-167 Datasheet PDF - GSI Technology 36Mb SigmaQuad-II Burst of 2 SRAM Specs

GS8342Q36E-167 - 36Mb SigmaQuad-II Burst of 2 SRAM

This page provides the datasheet information for the GS8342Q36E-167, a member of the GS8342Q08E-300 36Mb SigmaQuad-II Burst of 2 SRAM family.

Datasheet Summary

Description

Table Symbol SA NC R W BW Description Synchronous Address Inputs No Connect Synchronous Read Synchronous Write Synchronous Byte Write BW0 BW3 Synchronous Byte Writes NW0 NW1 Nybble Write Control Pin K Input Clock K Input Clock C Output Clock C Output Clock TMS Test Mode Sel

Features

Simultaneous Read and Write SigmaQuad™ Interface.
JEDEC-standard pinout and package.
Dual Double Data Rate interface.
Byte Write controls sampled at data-in time.
Burst of 2 Read and Write.
1.8 V +100/.
100 mV core power supply.
1.5 V or 1.8 V HSTL Interface.
Pipelined read operation.
Fully coherent read and write pipelines.
ZQ pin for programmable output drive strength.
IEEE 1149.1 JTAG-co.

Datasheet Details

Part number	GS8342Q36E-167
Manufacturer	GSI Technology
File Size	865.00 KB
Description	36Mb SigmaQuad-II Burst of 2 SRAM
Datasheet	GS8342Q36E-167 Datasheet
Additional preview pages of the GS8342Q36E-167 datasheet.

📁 Similar Datasheet

GS8331 - 350KHZ Zero-Drift CMOS Rail-to-Rail IO Opamp (GAINSIL)

GS8332 - 350KHZ Zero-Drift CMOS Rail-to-Rail IO Opamp (GAINSIL)

GS8334 - 350KHZ Zero-Drift CMOS Rail-to-Rail IO Opamp (GAINSIL)

GS8000 - DVI / HDMI Extender (Gennum Corporation)

GS8041 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)

GS8042 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)

GS8043 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)

GS8043NH - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)

GS8043NL - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)

GS8051 - 250MHZ CMOS Rail-to-Rail Output Opamps (GAINSIL)

Full PDF Text Transcription

Click to expand full text

Preliminary GS8342Q08/09/18/36E-300/250/200/167 165-Bump BGA Commercial Temp Industrial Temp 36Mb SigmaQuad-II Burst of 2 SRAM 167 MHz–300 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Simultaneous Read and Write SigmaQuad™ Interface • JEDEC-standard pinout and package • Dual Double Data Rate interface • Byte Write controls sampled at data-in time • Burst of 2 Read and Write • 1.8 V +100/–100 mV core power supply • 1.5 V or 1.8 V HSTL Interface • Pipelined read operation • Fully coherent read and write pipelines • ZQ pin for programmable output drive strength • IEEE 1149.

Published: Jun 27, 2016 |