Datasheet4U Logo Datasheet4U.com

74LS112A Datasheet - Fairchild Semiconductor

74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the fall.

74LS112A Datasheet (52.01 KB)

Preview of 74LS112A PDF
74LS112A Datasheet Preview Page 2 74LS112A Datasheet Preview Page 3

Datasheet Details

Part number:

74LS112A

Manufacturer:

Fairchild Semiconductor

File Size:

52.01 KB

Description:

Dual negative-edge-triggered master-slave j-k flip-flop.

📁 Related Datasheet

74LS112 Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)

74LS112A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

74LS11 Triple 3-Input AND Gate (Fairchild Semiconductor)

74LS114A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

74LS10 TRIPLE 3-INPUT NAND GATE (ON Semiconductor)

74LS10 Triple 3-Input NAND Gate (Fairchild Semiconductor)

74LS107 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (ETC)

74LS109 Dual J-K Flip-Flop (Agere Systems)

TAGS

74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop Fairchild Semiconductor

74LS112A Distributor