Datasheet4U Logo Datasheet4U.com

74LS114A Datasheet - Motorola

74LS114A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

SN54/74LS114A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54/ 74LS114A offers common clock and common clear inputs and individual J, K, and set inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is tra.

74LS114A Datasheet (111.41 KB)

Preview of 74LS114A PDF
74LS114A Datasheet Preview Page 2 74LS114A Datasheet Preview Page 3

Datasheet Details

Part number:

74LS114A

Manufacturer:

Motorola

File Size:

111.41 KB

Description:

Dual jk negative edge-triggered flip-flop.

📁 Related Datasheet

74LS11 Triple 3-Input AND Gate (Fairchild Semiconductor)

74LS112 Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)

74LS112A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)

74LS10 TRIPLE 3-INPUT NAND GATE (ON Semiconductor)

74LS10 Triple 3-Input NAND Gate (Fairchild Semiconductor)

74LS107 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (ETC)

74LS109 Dual J-K Flip-Flop (Agere Systems)

TAGS

74LS114A DUAL NEGATIVE EDGE-TRIGGERED FLIP-FLOP Motorola

74LS114A Distributor