74AUP2G00 - DUAL NAND GATE

Diodes

74AUP2G00 Datasheet Preview — Preview of 74AUP2G00 PDF

Datasheet Details

Part number	74AUP2G00
Manufacturer	DIODES ↗
File Size	243.78 KB
Description	DUAL NAND GATE
Datasheet	74AUP2G00-Diodes.pdf

74AUP2G00 Product details

Description

Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications.The 74AUP2G00 is a dual two input NAND gate.Both gates have push-pull outputs designed for operation over a power supply range of 0.8V to 3.6V.The device is fully specified for partial power down applications using IOFF.The IOFF circuitry disables the output preventing damaging current backflow when the device is powered down.Each gate performs

Features

Advanced Ultra Low Power (AUP) CMOS.
Supply Voltage Range from 0.8V to 3.6V.
±4mA Output Drive at 3.0V.
Low Static Power Consumption ICC < 0.9µA.
Low Dynamic Power Consumption CPD = 6 pF (Typical at 3.6V).
Schmitt Trigger Action at all inputs makes the circuit tolerant for slower input rise and fall time. The hysteresis is typically 250 mV at VCC = 3.0V.
IOFF Supports Partial-Power-Down Mode Operation.
ESD Protection Exceed.

📁 74AUP2G00 Similar Datasheet

74AUP2G00-Q100 - Low-power dual 2-input NAND gate (nexperia)
74AUP2G04 - Low-power dual inverter (NXP)
74AUP2G04-Q100 - Low-power dual inverter (nexperia)
74AUP2G0604 - Low-power inverting buffer (nexperia)
74AUP2G07 - Low-power dual buffer (NXP Semiconductors)
74AUP2G08 - Low Power Dual 2-Input AND Gate (NXP)
74AUP2G132 - Low-power dual 2-input NAND Schmitt trigger (nexperia)
74AUP2G157 - Low-power 2-input multiplexer (nexperia)

Other Datasheets by Diodes

74AUP2G02 - DUAL NOR GATE
74AUP2G06 - DUAL INVERTERS
74AUP2G125 - DUAL 3-STATE BUFFER
74AUP2G126 - DUAL 3-STATE BUFFER
74AUP2G14 - DUAL SCHMITT TRIGGER INVERTERS
74AUP2G17 - DUAL SCHMITT TRIGGER BUFFERS

Published: Jul 26, 2015 |