Datasheet4U Logo Datasheet4U.com

74AUP2G02 DUAL NOR GATE

74AUP2G02 Description

NEW PRODUCT 74AUP2G02 DUAL NOR GATE .
Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications.

74AUP2G02 Features

* Advanced Ultra Low Power (AUP) CMOS
* Supply Voltage Range from 0.8V to 3.6V
* ±4mA Output Drive at 3.0V
* Low Static Power Consumption ICC < 0.9µA
* Low Dynamic Power Consumption CPD = 6 pF (Typical at 3.6V)
* Schmitt Trigger Action at all inputs ma

74AUP2G02 Applications

* The 74AUP2G02 is a dual two-input NOR gate. Both gates have push-pull outputs designed for operation over a power supply range of 0.8 V to 3.6 V. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output preventing damaging current backflow

📥 Download Datasheet

Preview of 74AUP2G02 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • 74AUP2G00 - Low-power dual 2-input NAND gate (NXP)
  • 74AUP2G00-Q100 - Low-power dual 2-input NAND gate (nexperia)
  • 74AUP2G04 - Low-power dual inverter (NXP)
  • 74AUP2G04-Q100 - Low-power dual inverter (nexperia)
  • 74AUP2G0604 - Low-power inverting buffer (nexperia)
  • 74AUP2G07 - Low-power dual buffer (NXP Semiconductors)
  • 74AUP2G08 - Low Power Dual 2-Input AND Gate (NXP)
  • 74AUP2G132 - Low-power dual 2-input NAND Schmitt trigger (nexperia)

📌 All Tags

DUAL NOR GATE Diodes
Diodes 74AUP2G02-like datasheet