CY7C1520KV18, CY7C1518KV18 - 72-Mbit DDR-II SRAM Two-Word Burst Architecture

Cypress Semiconductor

Datasheet Details

Part number	CY7C1520KV18, CY7C1518KV18
Manufacturer	Cypress Semiconductor
File Size	604.50 KB
Description	72-Mbit DDR-II SRAM Two-Word Burst Architecture
Datasheet	CY7C1518KV18-CypressSemiconductor.pdf
Note	This datasheet PDF includes multiple part numbers: CY7C1520KV18, CY7C1518KV18. Please refer to the document for exact specifications by model.

72-Mbit density (4M × 18, 2M × 36).
333 MHz clock for high bandwidth.
Two-word burst for reducing address bus frequency.
Double data rate (DDR) interfaces (data transferred at 666 MHz) at 333 MHz.
Two input clocks (K and K) for precise DDR timing.
SRAM uses rising edges only.
Two input clocks for output data (C and C) to minimize clock skew and flight time mismatches.
Echo clocks (CQ and CQ) simplify data capture in high speed systems.
Synchronous in.

📁 CY7C1520KV18 Similar Datasheet

CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)

Other Datasheets by Cypress Semiconductor

Published: Mar 14, 2017 |