Datasheet4U Logo Datasheet4U.com

CY7C1361C, CY7C1363C - (CY7C1361C / CY7C1363C) 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM

📥 Download Datasheet

This datasheet PDF includes multiple part numbers: CY7C1361C, CY7C1363C. Please refer to the document for exact specifications by model.
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number CY7C1361C, CY7C1363C
Manufacturer Cypress Semiconductor
File Size 531.24 KB
Description (CY7C1361C / CY7C1363C) 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM
Datasheet download datasheet CY7C1363C_CypressSemiconductor.pdf
Note This datasheet PDF includes multiple part numbers: CY7C1361C, CY7C1363C.
Please refer to the document for exact specifications by model.

CY7C1361C Product details

Description

1] The CY7C1361C/CY7C1363C is a 3.3V, 256K x 36 and 512K x 18 Synchronous Flowthrough SRAMs, respectively designed to interface with high-speed microprocessors with minimum glue logic.Maximum access delay from clock rise is 6.5 ns (133-MHz version).A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access.All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK).The syn

Features

📁 CY7C1361C Similar Datasheet

  • CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
  • CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)
Other Datasheets by Cypress Semiconductor
Published: |