CY7C1329 - 64K x 32 Synchronous-Pipelined Cache RAM

Cypress Semiconductor

Datasheet Details

Part number	CY7C1329
Manufacturer	Cypress Semiconductor
File Size	276.93 KB
Description	64K x 32 Synchronous-Pipelined Cache RAM
Datasheet	CY7C1329_CypressSemiconductor.pdf

The CY7C1329 is a 3.3V, 64K by 32 synchronous-pipelined cache SRAM designed to support zero wait state secondary cache with minimal glue logic.

Supports 133-MHz bus for Pentium® and PowerPC™ operations with zero wait states.
Fully registered inputs and outputs for pipelined operation.
64K x 32 common I/O architecture.
Single 3.3V power supply.
Fast clock-to-output times.
4.2 ns (for 133-MHz device).
5.5 ns (for 100-MHz device).
7.0 ns (for 75-MHz device.
User-selectable burst counter supporting Intel® Pentium interleaved or linear burst sequences.

📁 CY7C1329 Similar Datasheet

CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)

Other Datasheets by Cypress Semiconductor

Published: Mar 27, 2005 |