CY7C1315JV18, CY7C1311JV18 - (CY7C1x1xJV18) 18-Mbit QDR II SRAM 4-Word Burst Architecture

Cypress Semiconductor

Datasheet Details

Part number	CY7C1315JV18, CY7C1311JV18
Manufacturer	Cypress Semiconductor
File Size	705.07 KB
Description	(CY7C1x1xJV18) 18-Mbit QDR II SRAM 4-Word Burst Architecture
Datasheet	CY7C1311JV18_CypressSemiconductor.pdf
Note	This datasheet PDF includes multiple part numbers: CY7C1315JV18, CY7C1311JV18. Please refer to the document for exact specifications by model.

The CY7C1311JV18, CY7C1911JV18, CY7C1313JV18, and CY7C1315JV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR II architecture.

CY7C1311JV18/CY7C1911JV18 CY7C1313JV18/CY7C1315JV18 ® Configurations CY7C1311JV18.
2M x 8 CY7C1911JV18.
2M x 9 CY7C1313JV18.
1M x 18 CY7C1315JV18.
512K x 36 Separate Independent Read and Write Data Ports.
Supports concurrent transactions 300 MHz Clock for High Bandwidth 4-word Burst for reducing Address Bus Frequency Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 600 MHz) at 300 MHz Two Input Clocks (K and K).

📁 CY7C1315JV18 Similar Datasheet

CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)

Other Datasheets by Cypress Semiconductor

Published: Dec 9, 2010 |