Datasheet4U Logo Datasheet4U.com

CY2PP326 - 2 x 2 Clock and Data Switch Buffer

Description

The CY2PP326 is a low-skew, low propagation delay 2 x 2 differential clock, data switch, and fanout buffer targeted to meet the requirements of high-performance clock and data distribution applications.

Features

  • Six ECL/PECL differential outputs.
  • Two ECL/PECL differential inputs.
  • Hot-swappable/-insertable.
  • 50 ps output-to-output skew.
  • 250 ps device-to-device skew.
  • 950 ps propagation delay (typical).
  • 1.2 GHz Operation.
  • 2.8 ps RMS period jitter (max. ).
  • PECL mode supply range: VEE =.
  • 2.5V± 5% to.
  • 3.3V±5% with VEE = 0V.
  • ECL mode supply range: VCC = 2.5V± 5% to 3.3V±5% with VEE = 0V.
  • Industrial.

📥 Download Datasheet

📁 Similar Datasheet

  • CY20AAJ-8F - Nch IGBT for STROBE FLASHER (Powerex Power Semiconductors)
  • CY20AAJ-8H - N Channel IGBT (Renesas)
  • CY20APS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
  • CY20APSMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)
  • CY20AS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
  • CY20ASMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)
  • CY22392 - Automotive Flash Programmable Clock Generator (Cypress)
  • CY2254A - Pentium Processor Compatible Clock Synthesizer/Driver (SpectraLinear)
  • CY22APS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
  • CY22APSMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)
Other Datasheets by Cypress Semiconductor
  • CY2PP3210 - Dual 1:5 Differential Clock / Data Fanout Buffer
  • CY2PP3220 - Dual 1:10 Differential Clock / Data Fanout Buffer
  • CY2PP3115 - Differential Fanout Buffer
  • CY2PD817 - PECL/CMOS Buffer
  • CY2037 - High Accuracy EPROM Programmable PLL Die for Crystal Oscillators
  • CY2071A - Single-PLL General-Purpose EPROM Programmable Clock Generator
  • CY2077 - High-accuracy EPROM Programmable Single-PLL Clock Generator
  • CY2081 - Three-PLL General-Purpose EPROM-Programmable Clock Generator

Full PDF Text Transcription

Click to expand full text
FastEdge™ Series CY2PP326 www.DataSheet4U.com 2 x 2 Clock and Data Switch Buffer Features • Six ECL/PECL differential outputs • Two ECL/PECL differential inputs • Hot-swappable/-insertable • 50 ps output-to-output skew • 250 ps device-to-device skew • 950 ps propagation delay (typical) • 1.2 GHz Operation • 2.8 ps RMS period jitter (max.) • PECL mode supply range: VEE = –2.5V± 5% to –3.3V±5% with VEE = 0V • ECL mode supply range: VCC = 2.5V± 5% to 3.3V±5% with VEE = 0V • Industrial temperature range: –40°C to 85°C • 32-pin 1.
Published: |