AS4C128M16D2A-25BCN Datasheet PDF - Alliance Semiconductor 2Gb DDR2 Specs

AS4C128M16D2A-25BCN - 2Gb DDR2

Datasheet Summary

Features

JEDEC Standard Compliant.
JEDEC standard 1.8V I/O (SSTL_18-compatible).
Power supplies: VDD & VDDQ = +1.8V ± 0.1V.
Operating temperature: - Commercial (0 ~ 85 °C) - Industrial (-40 ~ 95 °C).
Supports JEDEC clock jitter specification.
Fully synchronous operation.
Fast clock rate: 400MHz.
Differential Clock, CK & CK#.
Bidirectional single/differential data strobe - DQS & DQS#.
8 internal banks for concurrent.

Datasheet Details

Part number	AS4C128M16D2A-25BCN
Manufacturer	Alliance Semiconductor
File Size	2.69 MB
Description	2Gb DDR2
Datasheet	AS4C128M16D2A-25BCN Datasheet
Additional preview pages of the AS4C128M16D2A-25BCN datasheet.

📁 Similar Datasheet

AS4C1259 - 256K x 1 DRAM (Austin Semiconductor)

AS4C1259883C - 256K x 1 DRAM (Austin Semiconductor)

AS4C1024 - 1M x 1 DRAM (Austin Semiconductor)

AS4C1M16S - 1M x 16 bit Synchronous DRAM (Alliance Memory)

AS4C1M16S-C - 1M x 16 bit Synchronous DRAM (Alliance Memory)

AS4C1M16S-I - 1M x 16 bit Synchronous DRAM (Alliance Memory)

AS4C4067 - 64K x 4 DRAM (Austin Semiconductor)

AS4C4256 - (Austin Semiconductor)

AS4C4256883C - 256K x 4 DRAM (Austin Semiconductor)

AS4C4M4 - 16M FPM DRAM (Austin Semiconductor)

Full PDF Text Transcription

Click to expand full text

AS4C128M16D2A-25BCN AS4C128M16D2A-25BIN Revision History 2Gb AS4C128M16D2A - 84 ball FBGA PACKAGE Revision Details Rev 1.0 Preliminary datasheet Date Dec 2015 Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice Confidential - 1/63 - Rev.1.0 Dec 2015 AS4C128M16D2A-25BCN AS4C128M16D2A-25BIN Features • JEDEC Standard Compliant • JEDEC standard 1.8V I/O (SSTL_18-compatible) • Power supplies: VDD & VDDQ = +1.8V ± 0.

Published: Nov 2, 2016 |