Datasheet4U Logo Datasheet4U.com

74AUP1T02 - Low-power 2-input NOR gate

General Description

The 74AUP1T02 provides the single 2-input NOR function.

This device ensures a very low static and dynamic power consumption across the entire VCC range from 2.3 V to 3.6 V.

Key Features

  • Wide supply voltage range from 2.3 V to 3.6 V.
  • High noise immunity.
  • Low static power consumption; ICC = 1.5 μA (maximum).
  • Latch-up performance exceeds 100 mA per JESD 78 Class II.
  • Inputs accept voltages up to 3.6 V.
  • Low noise overshoot and undershoot < 10 % of VCC.
  • IOFF circuitry provides partial power-down mode operation.
  • ESD protection:.
  • HBM JESD22-A114F Class 3A exceeds 5000 V.
  • CDM JESD22-C101E exceeds.

📥 Download Datasheet

Datasheet Details

Part number 74AUP1T02
Manufacturer Nexperia
File Size 228.95 KB
Description Low-power 2-input NOR gate
Datasheet download datasheet 74AUP1T02 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74AUP1T02 Low-power 2-input NOR gate with voltage-level translator Rev. 3 — 22 February 2022 Product data sheet 1. General description The 74AUP1T02 provides the single 2-input NOR function. This device ensures a very low static and dynamic power consumption across the entire VCC range from 2.3 V to 3.6 V. The 74AUP1T02 is designed for logic-level translation applications with input switching levels that accept 1.8 V low-voltage CMOS signals, while operating from either a single 2.5 V or 3.3 V supply voltage. The wide supply voltage range ensures normal operation as battery voltage drops from 3.6 V to 2.3 V. This device is fully specified for partial power-down applications using IOFF.