Datasheet4U Logo Datasheet4U.com

SN74LVTH374 - 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP

General Description

These octal flip-flops are designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight flip-flops of the ’LVTH374 devices are edge-triggered D-type flip-flops.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LVTH374-EP 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVTH373 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES
SN74LVTH373-EP 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCH
SN74LVTH322374 3.3-V ABT 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVTH32244 3.3-V ABT 32-BIT BUFFER/DRIVER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN54LVTH374, SN74LVTH374 3.3ĆV ABT OCTAL EDGEĆTRIGGERED DĆTYPE FLIPĆFLOPS WITH 3ĆSTATE OUTPUTS SCBS683H − MARCH 1997 − REVISED OCTOBER 2003 D Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC) D Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C D Support Unregulated Battery Operation Down to 2.7 V D Ioff and Power-Up 3-State Support Hot Insertion D Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors D Latch-Up Performance Exceeds 500 mA Per JESD 17 D ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model (A114-A) − 200-V Machine Model (A115-A) SN54LVTH374 . . . J OR W PACKAGE SN74LVTH374 . . .