Datasheet4U Logo Datasheet4U.com

SN74LVC1G57 - Configurable Multiple-Function Gate

General Description

The SN74LVC1G57 device

Key Features

  • 1 Supports 5-V VCC Operation.
  • Inputs Accept Voltages to 5.5 V.
  • Supports Down Translation to VCC.
  • Max tpd of 6.3 ns at 3.3 V.
  • Schmitt-Triggered Inputs.
  • Low Power Consumption, 10-µA Maximum ICC.
  • ±24-mA Output Drive at 3.3 V.
  • Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection.
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II.
  • Available in the Texas Instruments NanoFree™ P.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LVC1G58 Configurable Multiple-Function Gate
SN74LVC1G00 Single 2-Input Positive-NAND Gate
SN74LVC1G00-EP SINGLE 2-INPUT POSITIVE-NAND GATE
SN74LVC1G02 Single 2-Input Positive NOR-Gate
SN74LVC1G02-EP SINGLE 2-INPUT POSITIVE-NOR GATE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN74LVC1G57 SCES414P – NOVEMBER 2002 – REVISED NOVEMBER 2016 SN74LVC1G57 Configurable Multiple-Function Gate 1 Features •1 Supports 5-V VCC Operation • Inputs Accept Voltages to 5.5 V – Supports Down Translation to VCC • Max tpd of 6.3 ns at 3.3 V • Schmitt-Triggered Inputs • Low Power Consumption, 10-µA Maximum ICC • ±24-mA Output Drive at 3.