Datasheet4U Logo Datasheet4U.com

SN74AUC1G125 - Single Bus Buffer Gate

General Description

This bus buffer gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.

The SN74AUC1G125 device is a single line driver with a 3-state output.

The output is disabled when the output-enable (OE) input is high.

Key Features

  • 1 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II.
  • ESD Protection Exceeds JESD 22.
  • 2000-V Human-Body Model (A114-A).
  • 200-V Machine Model (A115-A).
  • 1000-V Charged-Device Model (C101).
  • Available in the Texas Instruments NanoFree™ Package.
  • Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation.
  • Ioff Supports Partial Power Down Mode and Back Drive Protection.
  • Sub-1-V Ope.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74101 AND-OR Gate ETC
SN74102 AND Gate ETC
SN74103 Dual J-K Flip-Flop ETC
SN74106 Dual J-K Flip-Flop ETC
SN74108 Dual J-K Flip Flop ETC

Other Datasheets by Texas Instruments

Part Number Description
SN74AUC1G125-EP Single Bus Buffer Gate
SN74AUC1G126 Single Bus Buffer Gate
SN74AUC1G14 Single Schmitt-Trigger Inverter
SN74AUC1G14-EP Single Schmitt-Trigger Inverter
SN74AUC1G17 Single Schmitt-Trigger Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Order Now Technical Documents Tools & Software Support & Community SN74AUC1G125 SCES382L – MARCH 2002 – REVISED JUNE 2017 SN74AUC1G125 Single Bus Buffer Gate With 3-State Output 1 Features •1 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II • ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) – 200-V Machine Model (A115-A) – 1000-V Charged-Device Model (C101) • Available in the Texas Instruments NanoFree™ Package • Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation • Ioff Supports Partial Power Down Mode and Back Drive Protection • Sub-1-V Operable • Max tpd of 2.5 ns at 1.8 V • Low Power Consumption, 10-µA Maximum ICC • ±8-mA Output Drive at 1.