Datasheet4U Logo Datasheet4U.com

SN74AUC1G125-EP - Single Bus Buffer Gate

Description

The SN74AUC1G125 is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.

The SN74AUC1G125 is a single-line driver with a 3-state output.

The output is disabled when the output-enable (OE) input is high.

Features

  • Controlled Baseline.
  • One Assembly Site.
  • One Test Site.
  • One Fabrication Site.
  • Extended Temperature Performance of.
  • 55°C to 125°C.
  • Enhanced Diminishing Manufacturing Sources (DMS) Support.
  • Enhanced Product-Change Notification.
  • Qualification Pedigree (1).
  • Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation (1) Component qualification in accordance with JEDEC and indu.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74101 AND-OR Gate ETC
SN74102 AND Gate ETC
SN74103 Dual J-K Flip-Flop ETC
SN74106 Dual J-K Flip-Flop ETC
SN74108 Dual J-K Flip Flop ETC

Other Datasheets by Texas Instruments

Part Number Description
SN74AUC1G125 Single Bus Buffer Gate
SN74AUC1G126 Single Bus Buffer Gate
SN74AUC1G14 Single Schmitt-Trigger Inverter
SN74AUC1G14-EP Single Schmitt-Trigger Inverter
SN74AUC1G17 Single Schmitt-Trigger Buffer

Full PDF Text Transcription

Click to expand full text
www.ti.com SN74AUC1G125-EP SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT SCES670 – MARCH 2007 FEATURES • Controlled Baseline – One Assembly Site – One Test Site – One Fabrication Site • Extended Temperature Performance of –55°C to 125°C • Enhanced Diminishing Manufacturing Sources (DMS) Support • Enhanced Product-Change Notification • Qualification Pedigree (1) • Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range.
Published: |