CDCLVD2102 buffer equivalent, dual 1:2 low additive jitter lvds buffer.
1
* Dual 1:2 Differential Buffer
* Low Additive Jitter <300 fs RMS in 10-kHz to
20-MHz
* Low Within Bank Output Skew of 15 ps (Max)
* Universal Inputs Acc.
* Telecommunications/Networking
* Medical Imaging
* Test and Measurement Equipment
* Wireless Communicat.
The CDCLVD2102 clock buffer distributes two clock inputs (IN0, IN1) to a total of 4 pairs of differential LVDS clock outputs (OUT0, OUT3). Each buffer block consists of one input and 2 LVDS outputs. The inputs can either be LVDS, LVPECL, or LVCMOS.
T.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 633.32KB)