Datasheet4U Logo Datasheet4U.com

CDCLVD110 - PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER

Description

The CDCLVD110 clock driver distributes one pair of differential LVDS clock inputs (either CLK0 or CLK1) to 10 pairs of differential clock outputs (Q0, Q9) with minimum skew for clock distribution.

The CDCLVD110 is specifically designed for driving 50-Ω transmission lines.

Features

  • 1.
  • Low-Output Skew.

📥 Download Datasheet

Datasheet preview – CDCLVD110

Datasheet Details

Part number CDCLVD110
Manufacturer Texas Instruments
File Size 1.01 MB
Description PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER
Datasheet download datasheet CDCLVD110 Datasheet
Additional preview pages of the CDCLVD110 datasheet.

📁 Similar Datasheet

  • CDCLD080 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD100 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD120 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD200 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD400 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD500 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDC-Z137 - FM / AM CD Player (Aiwa)
  • CDC1607F-E - Automotive Controller Specification (Micronas)
  • CDC1631F-E - Automotive Controller (Micronas)
  • CDC3207G-C - Automotive Controller (Micronas)
Other Datasheets by Texas Instruments
  • CDCLVD110A - PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER
  • CDCLVD1204 - 2:4 Low Additive Jitter LVDS Buffer
  • CDCLVD1208 - 2:8 Low Additive Jitter LVDS Buffer
  • CDCLVD1212 - 2:12 Low Additive Jitter LVDS Buffer
  • CDCLVD1213 - 1:4 Low Additive Jitter LVDS Buffer
  • CDCLVD1216 - 2:16 Low Additive Jitter LVDS Buffer
  • CDCLVD2102 - Dual 1:2 Low Additive Jitter LVDS Buffer
  • CDCLVD2104 - Dual 1:4 Low Additive Jitter LVDS Buffer

Full PDF Text Transcription

Click to expand full text
www.ti.com CDCLVD110 SCAS684C – SEPTEMBER 2002 – REVISED JANUARY 2008 Not Recommended for New Designs PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER FEATURES 1 • Low-Output Skew <30 ps (Typical) for Clock-Distribution Applications • Distributes One Differential Clock Input to 10 LVDS Differential Clock Outputs • VCC range 2.5 V ±5% • Typical Signaling Rate Capability of Up to 1.
Published: |