SI53360 buffers equivalent, lvcmos fanout clock buffers.
* Low additive jitter: 120 fs rms
* Built-in LDOs for high PSRR performance
* Up to 12 LVCMOS Outputs from LVCMOS
inputs
* Frequency range: dc to 200 MHz .
The family utilizes Silicon Labs advanced CMOS technology to fanout clocks from dc to 200 MHz with guaranteed low addit.
. . . . . . . . . . . . . . . . . . . . . . . . . . . 4 2.1 LVCMOS Input Termination . . . . . . . . . . . . . . . . . . . . . . . . . 4 2.2 Input Mux . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 2.3 Output Clock Termination Opt.
Image gallery
TAGS
Download (Size : 6.26MB)