Datasheet4U Logo Datasheet4U.com

9FGL0841D - 3.3V PCIe Gen1-6 Clock Generator

Download the 9FGL0841D datasheet PDF (9FGL0241D included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for 3.3v pcie gen1-6 clock generator.

Description

2.

.

Features

  • 2, 4, 6, or 8 100MHz PCIe output pairs.
  • One 3.3V LVCMOS REF output with Wake-On- LAN (WOL) support.
  • See AN-891 for easy AC-coupling to other logic families Key Specifications.
  • 40fs RMS typical jitter (PCIe Gen6 CC).
  • < 50ps cycle-to-cycle jitter on differential outputs.
  • < 50ps output-to-output skew on differential outputs.
  • ±0ppm synthesis error on differential outputs Features.
  • Integrated terminations for 100Ω and 85Ω systems save 4 resistors per output.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (9FGL0241D-Renesas.pdf) that lists specifications for multiple related part numbers.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
9FGL02x1/04x1/06x1/08x1D 3.3V PCIe Gen1-6 Clock Generator Family Datasheet The 9FGL02x1/04x1/06x1/08x1D devices comprise a family of 3.3V PCIe Gen1–6 clock generators. There are 2, 4, 6, and 8 outputs versions available and each differential output has a dedicated OE# pin supporting PCIe CLKREQ# functionality. PCIe Clocking Architectures ▪ Common Clocked (CC) ▪ Independent Reference (IR) with and without spread spectrum (SRIS, SRNS) Applications ▪ Servers/High-Performance Computing ▪ nVME Storage ▪ Networking ▪ Accelerators ▪ Industrial Control Output Features ▪ 2, 4, 6, or 8 100MHz PCIe output pairs ▪ One 3.
Published: |