Datasheet4U Logo Datasheet4U.com

9FGL0441 - 3.3V PCIe Gen1-5 Clock Generator

This page provides the datasheet information for the 9FGL0441, a member of the 9FGL0241 3.3V PCIe Gen1-5 Clock Generator family.

Description

The 9FGL02x1/04x1/06x1/08x1 devices comprise a family of 3.3V PCIe Gen1

5 clock generators.

There are 2, 4, 6 and 8 outputs versions available and each differential output has a dedicated OE# pin supporting PCIe CLKREQ# functionality.

Common Clocked (CC)

Features

  • 2, 4, 6, or 8 100MHz PCIe output pairs.
  • One 3.3V LVCMOS REF output with Wake-On-LAN (WOL) support.
  • See AN-891 for easy AC-coupling to other logic families Key Specifications.
  • 90fs RMS typical jitter (PCIe Gen5 CC).
  • < 50ps cycle-to-cycle jitter on differential outputs.
  • < 50ps output-to-output skew on differential outputs.
  • ±0ppm synthesis error on differential outputs Features.
  • Integrated terminations for 100Ω and 85Ω systems save 4 resistors per output.

📥 Download Datasheet

Datasheet preview – 9FGL0441

Datasheet Details

Part number 9FGL0441
Manufacturer Renesas
File Size 1.32 MB
Description 3.3V PCIe Gen1-5 Clock Generator
Datasheet download datasheet 9FGL0441 Datasheet
Additional preview pages of the 9FGL0441 datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
3.3V PCIe Gen1–5 Clock Generator Family 9FGL02x1/04x1/06x1/08x1 Datasheet Description The 9FGL02x1/04x1/06x1/08x1 devices comprise a family of 3.3V PCIe Gen1–5 clock generators. There are 2, 4, 6 and 8 outputs versions available and each differential output has a dedicated OE# pin supporting PCIe CLKREQ# functionality. PCIe Clocking Architectures ▪ Common Clocked (CC) ▪ Independent Reference (IR) with and without spread spectrum (SRIS, SRNS) Typical Applications ▪ Servers/High-Performance Computing ▪ nVME Storage ▪ Networking ▪ Accelerators ▪ Industrial Control Output Features ▪ 2, 4, 6, or 8 100MHz PCIe output pairs ▪ One 3.
Published: |